

XADC IMPLEMENTATION AND DEBUG VERIFICATION ON XILINX

7 SERIES FPGA

In digital signal processing, ADCs are an integral part of the digital system. The universe will always have signals and they are all analog in nature. They will always need processing and there will always be new applications, new mathematics and new implementation technologies. And all these evolving applications and technologies work in the digital domain. Hence, to convert those analog signals into digital and process them, ADCs will always be required.

1. Xilinx Analog to Digital Converter (XADC): Background Theory

The XADC is the basic building block that enables analog mixed signal (AMS) functionality which is new to 7 series FPGAs. By combining high quality analog blocks with the flexibility of programmable logic, it is possible to craft customized analog interfaces for a wide range of applications.

The XADC includes a dual 12-bit, 1 Mega sample per second (MSPS) ADC and on-chip sensors. The ADCs provide a general-purpose, high-precision analog interface for a range of applications.




Figure 1: XADC Block Diagram

Figure 1 shows the block diagram of XADC. The dual ADCs support a range of operating modes, for example, externally triggered and simultaneous sampling on both ADCs and various analog

input signal types, for example, unipolar and differential. The ADCs can access up to 17 external analog input channels.

The XADC also includes several on-chip sensors that support measurement of the on-chip power supply voltages and die temperature. The ADC conversion data is stored in dedicated registers called status registers. These registers are accessible through the FPGA interconnect using a 16-bit synchronous read and write port called the dynamic reconfiguration port (DRP). ADC conversion data is also accessible through the JTAG TAP, either before (pre-configuration) or after configuration. For JTAG TAP, users are not required to instantiate the XADC because it is a dedicated interface that uses the existing FPGA JTAG infrastructure. If the XADC is not instantiated in a design, the device operates in a predefined mode (called default mode) that monitors on-chip temperature and supply voltages.

XADC operation is user defined by writing to the control registers using either the DRP or JTAG interface. It is also possible to initialize these register contents when the XADC is instantiated in a design using the block attributes.

2. Operating Modes: Background Theory

The XADC can be configured to work on the following two modes by writing to the configuration registers.

2.1 Unipolar Mode




Figure 2: Unipolar Transfer Function

Figure 2 shows the 12-bit unipolar transfer function for the ADCs. The nominal analog input range to the ADCs is 0V to 1V in this mode. The ADC produces a zero code (000h) when 0V is present on the ADC input and a full scale code of all 1s (FFFh) when 1V is present on the input. The ADC output coding in unipolar mode is straight binary. The designed code transitions occur at successive integer LSB values such as one LSB, two LSBs, and three LSBs, etc. The LSB size in volts is equal to $1V/2^{12}$ or $1V/4096 = 244 \mu V$. The analog input channels are differential in nature and require both the positive (V_P) and negative (V_N) inputs of the differential input to be driven.

2.2 Bipolar Mode




Figure 3: Bipolar Transfer Function

When the external analog input channels of the ADCs are configured as bipolar, they can accommodate true differential and bipolar analog signal. When dealing with differential signal types, it is useful to have both sign and magnitude information about the analog input signal. Figure 3 shows the ideal transfer function for bipolar mode operation. The output coding of the ADC in bipolar mode is two's complement and is intended to indicate the sign of the input signal on V_P relative to V_N . The designed code transitions occur at successive integer LSB values, that is, one LSB, two LSBs, three LSBs, etc. The LSB size in volts is equal to $1V/2^{12}$ or $1V/4096 = 244 \mu V$.

3. Block Design: Top Level Block Design

The following design is generated and implemented on ZYBO using Vivado 2018.1 on a Windows machine. The process is similar for other versions of Vivado and different operating systems.




Figure 4: Block Design

The design uses the four auxiliary analog input pairs available on the board. All the internal sensors have been excluded in the design to make it minimal and extremely simple. Out of the four input pairs, input pairs 6 and 15 are configured in unipolar mode and the other two pairs, 7 and 14, are configured in bipolar mode. The design uses the onboard 100 MHz clock.

4. Configuration Options: Step by Step Tutorial

This section describes the configuration options used in the block design for the XADC and ILA.

4.1 XADC

The XADC can be configured with following options.

Basic	ADC Setup	Alarms	Channel Sequencer	Summary
<div style="display: flex; justify-content: space-between;"> <div style="width: 48%;"> <p>Interface Options</p> <p><input type="radio"/> AXI4Lite <input checked="" type="radio"/> DRP <input type="radio"/> None</p> <p>Startup Channel Selection</p> <p><input type="radio"/> Simultaneous Selection <input type="radio"/> Independent ADC <input type="radio"/> Single Channel <input checked="" type="radio"/> Channel Sequencer</p> <p>AXI4STREAM Options</p> <p><input type="checkbox"/> Enable AXI4Stream</p> <p>FIFO Depth <input type="text" value="7"/> [7 - 1020]</p> <p>Control/Status Ports</p> <p><input type="checkbox"/> reset_in <input type="checkbox"/> Temp Bus <input type="checkbox"/> JTAG Arbiter</p> <p>Event Mode Trigger</p> <p><input checked="" type="radio"/> convst in <input type="radio"/> convstclk in</p> </div> <div style="width: 48%;"> <p>Timing Mode</p> <p><input checked="" type="radio"/> Continuous Mode <input type="radio"/> Event Mode</p> <p>DRP Timing Options</p> <p><input checked="" type="checkbox"/> Enable DCLK</p> <p>DCLK Frequency(MHz) <input type="text" value="100"/> [8.0 - 250.0]</p> <p>ADC Conversion Rate(KSPS) <input type="text" value="1000"/> [39.0 - 1000.0]</p> <p>Acquisition Time (CLK) <input type="text" value="4"/></p> <p>Clock divider value = 4 ADC Clock Frequency(MHz) = 25.00</p> <p>Analog Sim File Options</p> <p>Sim File Selection <input type="text" value="Default"/></p> <p>Analog Stimulus File <input type="text" value="design"/></p> <p>Sim File Location <input type="text" value="J"/></p> <p>Waveform Type <input type="text" value="CONSTANT"/></p> <p>Frequency (KHz) <input type="text" value="1.0"/> [0.1 - 120.19]</p> <p>Number of Wave <input type="text" value="1"/> [1 - 1000]</p> </div> </div>				

Basic	ADC Setup	Alarms	Channel Sequencer	Summary
<p>Sequencer Mode <input type="text" value="Continuous"/> Channel Averaging <input type="text" value="None"/></p> <div style="display: flex; justify-content: space-between;"> <div style="width: 48%;"> <p>ADC Calibration</p> <p><input type="checkbox"/> ADC Offset Calibration <input checked="" type="checkbox"/> ADC Offset and Gain Calibration</p> <p><input checked="" type="checkbox"/> Enable CALIBRATION Averaging</p> <p>External Multiplexer Setup</p> <p><input type="checkbox"/> External Multiplexer</p> <p>Channel for MUX <input type="text" value="VP_VN"/></p> <p><input type="checkbox"/> Enable muxaddr_out port</p> <p>Power Down Options</p> <p><input type="checkbox"/> ADCB <input type="checkbox"/> ADCA</p> </div> <div style="width: 48%;"> <p>Supply Sensor Calibration</p> <p><input type="checkbox"/> Sensor Offset Calibration <input checked="" type="checkbox"/> Sensor Offset and Gain Calibration</p> </div> </div>				

Basic	ADC Setup	Alarms	Channel Sequencer	Summary
<input type="checkbox"/> Over Temperature Alarm (*C)		<input type="checkbox"/> User Temperature Alarm (*C)		
Trigger <input type="text" value="125.0"/> [-40.0 - 125.0]		Trigger <input type="text" value="85.0"/> [-40.0 - 125.0]		
Reset <input type="text" value="70.0"/> [-40.0 - 125.0]		Reset <input type="text" value="60.0"/> [-40.0 - 125.0]		
<input type="checkbox"/> VCCINT Alarm (Volts)		<input type="checkbox"/> VCCAUX Alarm (Volts)		
Lower <input type="text" value="0.97"/> [0.0 - 1.05]		Lower <input type="text" value="1.75"/> [0.0 - 1.89]		
Upper <input type="text" value="1.03"/> [0.0 - 1.05]		Upper <input type="text" value="1.89"/> [0.0 - 1.89]		
<input type="checkbox"/> VCCBRAM Alarm (Volts)		<input type="checkbox"/> VCCPint Alarm (Volts)		
Lower <input type="text" value="0.95"/> [0.0 - 1.05]		Lower <input type="text" value="0.95"/> [0.0 - 1.05]		
Upper <input type="text" value="1.05"/> [0.0 - 1.05]		Upper <input type="text" value="1.00"/> [0.0 - 1.05]		
<input type="checkbox"/> VCCPaux Alarm (Volts)		<input type="checkbox"/> VCCDDro Alarm(Volts)		
Lower <input type="text" value="1.71"/> [0.0 - 1.89]		VCCDDRO Voltage		
Upper <input type="text" value="1.8"/> [0.0 - 1.89]		<input checked="" type="radio"/> 1.2 <input type="radio"/> 1.35 <input type="radio"/> 1.5 <input type="radio"/> 1.8		
		Lower <input type="text" value="1.2"/> [0.0 - 1.89]		
		Upper <input type="text" value="1.25"/> [0.0 - 1.89]		

Basic	ADC Setup	Alarms	Channel Sequencer	Summary
VCCINT	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
VCCPAUX	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
VCCDDRO	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
VP/N	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
VREFF	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
VREFN	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp0/vauxn0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp1/vauxn1	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp2/vauxn2	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp3/vauxn3	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp4/vauxn4	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp5/vauxn5	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp6/vauxn6	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp7/vauxn7	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
vauxp8/vauxn8	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp9/vauxn9	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp10/vauxn10	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp11/vauxn11	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp12/vauxn12	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp13/vauxn13	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
vauxp14/vauxn14	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
vauxp15/vauxn15	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

4.2 ILA

To verify the working of the design, the ILA is included in the design. It can be configured with following options.

General Options Probe_Ports(0..4)

Monitor Type

Native AXI

Number of Probes [1..512]

Sample Data Depth

Same Number of Comparators for All Probe Ports

Number of Comparators

Trigger Out Port

Trigger In Port

Input Pipe Stages

Trigger And Storage Settings

Capture Control

Advanced Trigger

GUI configuration mode is limited to 64 probe ports.

General Options Probe_Ports(0..4)

Probe Port	Probe Width [1..4096]	Number of Comparators	Probe Trigger or Data
PROBE0	16	2	DATA AND TRIGGER
PROBE1	5	2	DATA AND TRIGGER
PROBE2	1	2	DATA AND TRIGGER
PROBE3	1	2	DATA AND TRIGGER
PROBE4	1	2	DATA AND TRIGGER

4.3 Integration of XADC and ILA

Integrate the XADC and ILA core as shown on the following block design:




Figure 7: XADC and ILA Integration, Block Design

4.4 Including the Constraint on the Design

After step 4.3 completes, add the constraint source, name the constraint file as “Zybo_XADC” or any other. And open the constraint file from “Sources” tab of VIVADO. Then copy following constraint and paste on the Vivado constraint “Zybo_XADC”.

```
##Clock signal
set_property -dict {PACKAGE_PIN L16 IOSTANDARD LVCMOS33}
[get_ports dclk_in]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000
5.000} -add [get_ports dclk_in]

##Pmod Header JA (XADC)
set_property -dict {PACKAGE_PIN N16 IOSTANDARD LVCMOS33}
[get_ports Vaux14_0_v_n]
set_property -dict {PACKAGE_PIN N15 IOSTANDARD LVCMOS33}
[get_ports Vaux14_0_v_p]
set_property -dict {PACKAGE_PIN L15 IOSTANDARD LVCMOS33}
[get_ports Vaux7_0_v_n]
set_property -dict {PACKAGE_PIN L14 IOSTANDARD LVCMOS33}
[get_ports Vaux7_0_v_p]
set_property -dict {PACKAGE_PIN J16 IOSTANDARD LVCMOS33}
[get_ports Vaux15_0_v_n]
set_property -dict {PACKAGE_PIN K16 IOSTANDARD LVCMOS33}
[get_ports Vaux15_0_v_p]
set_property -dict {PACKAGE_PIN J14 IOSTANDARD LVCMOS33}
[get_ports Vaux6_0_v_n]
```

```
set_property -dict {PACKAGE_PIN K14 IOSTANDARD LVCMOS33}
[get_ports Vaux6_0_v_p]
```

4.5 Synthesize, Implement and Generate the Design

After the step 4.4 completes, validate the design. After the validation, run the synthesis, implement and generate the design.

4.6 Hardware Programming

When the bitstream is generated, its time to connect your FPGA Board [Zybo FPGA] with PC with USB JTAG Cable and setting the Board on JTAG Configuration mode.

Now program the FPGA Board.

After programming, the hardware ILA manger will open as follows:




Figure 8: ILA Manager after programming FPGA Board

Now re-trigger the ILA from the option on GUI, click on “>>>” icon. Now you will get the data on the ILA waveform window. More details of the ILA waveform window is presented on the Video.

5. Verification

The output of the XADC is given by the following equation.

$$D[0:11] = \frac{v_{in}}{1} \times 4095 \quad \text{equation 1}$$

The input channels 6 and 15 were connected to 0.511 V and 0.995 V respectively. Hence, from the equation 1,

$$D[0:11], 6 = \frac{0.511}{1} \times 4095 \cong 834h$$

$$D[0:11], 15 = \frac{0.995}{1} \times 4095 \cong fe8h$$

The input channels 7 and 14, being configured in bipolar mode uses 2's complement for representation. No input was connected to channel 14. The channel 7 was first connected to 0.753 V and then to 0.340 V. The channel reference was 0.5 V. Then from equation 1,

$$D[0:11], 7 = \frac{(0.753 - 0.5)}{1} \times 4095 \cong 414h$$

$$D[0:11], 7 = \frac{(0.340 - 0.5)}{1} \times 4095 \cong d74h$$




Figure 5: Waveform

The outputs of the channels are marked on the waveform by markers.

6. References

- [1] I. Xilinx, "7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide (UG480)," Xilinx, Inc., December 23, 2017.