

## Introduction

The Automatic Gain Control IP core takes in images from the AXI4-Stream source and then automatically calculates the alpha and beta values for the input image and sets the output of the input image using the calculated alpha and beta values. The IP also consists of AXI4-Lite and AXI4-Stream interfaces which allow the user for easy IP integration in Vivado Block Design.

## Features

- Automatic calculation of the alpha and beta values,
- Provides the gain corrected output image,
- Configurable parameters such as resolution,
- Supports a maximum of 1920x1080, resolution with 1 pixel per clock,
- AXI4-Lite control interface,
- AXI4-Stream interface for input and output video,
- AXI4-MM interface for writing and reading histogram data from memory,
- Supports 24-bit RGB input and output.

## Applications

- Thermal Imaging
- Machine Vision
- Medical imaging such video X-ray
- Digital Camera Sensor

IP FACTS	
Core Specs	
Supported Device Family	Xilinx's 7 Series, Zynq-7000, *UltraScale/UltraScale+
Supported User Interfaces	AXI4-Lite, AXI4-Stream
Resources Utilization	Included in this document
Provided Sources	
Documentation	Product Guide
Design Files	Not Provided
Example Design	Yes
Test Bench	Not Provided
Simulation Models	Not Provided
Supported Software Drivers	Standalone
Tested Design Flows	
Design Entry Tools	Xilinx's Vivado Design Suite
Simulation	Xilinx's Vivado Simulator
Synthesis Tools	Xilinx's Vivado Synthesis
Support	
Provided by LogicTronix	

*Table 1. IP Facts*

*\* For >1080p resolution support, please contact us !*

## Overview

The Automatic Gain Control (AGC) IP is one of the video processing IPs from LogicTronix, which is specifically created for automatically controlling the dim and bright area of the input image to get the required output image. This IP calculates the alpha and beta values and determines the brightness and automatically corrects the input images brightness level and gives output results. This IP can be used on any camera that gives RGB video/image output. The IP supports a maximum of 1920x1080 video resolution. The IP has AXI4-compliant input and output stream interfaces. These interfaces support a 24-bit RGB format.

The IP has an AXI4-Lite Interface which provides better control over the IP. This interface allows setting the video resolution and color output.

## Port Description




Figure 1. Automatic Gain Control IP Top-Level View

The IP is created with industry-standard control and data interfaces. These interfaces allow communication with other IPs or system components. The TCP core ports are described by the following interfaces.

### 1. Clock, Reset and Interrupt signal Interface

These signals are summarized in the following table.

Signal Name	Width	Direction	Description
ap_clk	1	IN	Core clock for both AXI4-Stream as well as AXI4-Lite Interface
ap_rst_n	1	IN	Core ap_clk synchronous active low reset
Interrupt	1	OUT	Core Interrupt pin

Table 2. Clock, Reset and Interrupt Signal Interface Description

## 2. Video Interface

The IP has *s\_axis* and *m\_axis* interfaces that implement the AXI4-Stream interface protocol. These interfaces are used to get input as well as output stream data respectively.

### AXI4-Stream Signals

The following table gives a short description of the individual signal pins of the AXI4-Stream Interface.

Signal Name	Width	Direction	Description
<b>AXI4-Stream Input Signals</b>			
<i>s_axis_tdata</i>	24	IN	Input video Data
<i>s_axis_tvalid</i>	1	IN	Input valid
<i>s_axis_tready</i>	1	OUT	Input ready
<i>s_axis_tuser</i>	1	IN	Input video start of frame
<i>s_axis_tlast</i>	1	IN	Input video end of line
<i>s_axis_tstrb</i>	3	IN	Input video data strobe indicates whether the content of the associated byte of <i>tdata</i> is processed as a data byte or position byte
<i>s_axis_tkeep</i>	3	IN	Input video byte qualifier that indicates whether the content of the associated byte of <i>tdata</i> is processed as part of the data stream
<i>s_axis_tid</i>	1	IN	Input video data identifier
<i>s_axis_tdest</i>	1	IN	Input video data routing information
<b>AXI4-Stream Output Signals</b>			
<i>m_axis_tdata</i>	24	OUT	Output video Data
<i>m_axis_tvalid</i>	1	OUT	Output valid
<i>m_axis_tready</i>	1	IN	Output ready
<i>m_axis_tuser</i>	1	OUT	Output video start of frame
<i>m_axis_tlast</i>	1	OUT	Output video end of line

m_axis_tstrb	3	OUT	Output video data strobe indicates whether the content of the associated byte of tdata is processed as a data byte or position byte
m_axis_keep	3	OUT	Output video byte qualifier that indicates whether the content of the associated byte of tdata is processed as part of the data stream
m_axis_tid	1	OUT	Output video data identifier
m_axis_tdest	1	OUT	Output video data routing information

*Table 3. AXI4-Stream Signal Names and Descriptions*

All streaming interfaces run at *ap\_clk*.

### 3. Control Interface

The IP consists of an AXI4-Lite interface as a control interface. This allows us to configure or control the IP dynamically. This interface will be connected to Zynq PS or Microblaze.

#### AXI4-Lite Interface Signals

The AXI4-Lite Interface signal names and their description are given in the following table.

Signal Name	Width	Direction	Description
s_axi_lite_awvalid	1	IN	AXI4-Lite Write Address Channel Write Address Valid
s_axi_lite_awread	1	OUT	AXI4-Lite Write Address Channel Write Address Ready. INDicates DMA ready to accept the wire address.
s_axi_lite_awaddr	6	IN	AXI4-Lite Write Address Bus
s_axi_lite_wvalid	1	IN	AXI4-Lite Write Data Channel Write Data Valid
s_axi_lite_wready	1	OUT	AXI4-Lite Write Data Channel write Data Ready. Indicates DMA is ready to accept the write data.
s_axi_lite_wdata	32	IN	AXI4-Lite Write Data bus
s_axi_lite_wstrb	4	IN	AXI4-Lite Write Data Strobe

s_axi_lite_bresp	2	OUT	AXI4-Lite Write Response Channel. Indicates results of the write transfer
s_axi_lite_bvalid	1	OUT	AXI4-Lite Write Response Channel Response Valid. Indicates response is valid
s_axi_lite_bready	1	IN	AXI4-Lite Write Response Channel Ready. This indicates the target is ready to receive a response.
s_axi_lite_arvalid	1	IN	AXI4-Lite Read Address Channel Read Address Valid
s_axi_lite_arready	1	OUT	AXI4-Lite Ready. Indicates DMA is ready to accept the read address.
s_axi_lite_araddr	6	IN	AXI4-Lite Read Address Bus
s_axi_lite_rvalid	1	OUT	AXI4-Lite Read Data Channel Read Data Valid
s_axi_lite_rready	1	IN	AXI4-Lite Read Data Channel Read Data Ready. Indicates target is ready to accept the read data.
s_axi_lite_rdata	32	OUT	AXI4-Lite Ready Data Bus.
s_axi_lite_rresp	2	OUT	AXI4-Lite Read Response Channel Response. Indicates results of the read transfer.

*Table 4. AXI4-Lite Interface Signal Names and Description*

This interface also runs at the ap\_clk clock.

#### 4. Memory Interface

Signal Name	Width	Direction	Description
m_axi_mm_hist_cdf			Write and read the histogram CDF values to/from memory

*Table 5. AXI4-Lite Interface Signal Names and Description*

## Register Space

The IP has been generated with built-in registers. These registers must be programmed so that IP can do its job. At the IP hardware level, these registers are accessed by their addresses. These registers are programmed by the AXI4-Lite Interface. When IP software APIs are not available, the IP can be operated by using the register.

The register name, address and description are given below.

<b>BASEADDR Offset (Hex)</b>	<b>Register Name</b>	<b>Type</b>	<b>Description</b>
0x00	Control Signals	R/W	Bit 0: ap_start Bit 1: ap_done Bit 2: ap_idle Bit 3: ap_ready Bit 7: auto_restart
0x04	Global Interrupt Enable Register	R/W	Bit 0: Global Interrupt Enable
0x08	IP Interrupt Enable Register	R/W	Bit 0: Channel 0 (ap_done) Bit 1: Channel 1 (ap_ready)
0x0C	IP Interrupt Status Register	R/W	Bit 0: Channel 0 (ap_done) Bit 1: Channel 1 (ap_ready)
0x10	Height	R/W	Number of Active Lines Per Frame
0x18	Width	R/W	Number of active pixels per scanline
0x20	Buffin	R/W	Data signal of buffin

*Table 6. IP Register Names, Offset Addresses and Descriptions*

## Video Data

This IP core works on RGB video data with 1 pixel per clock through the *s\_axis* port and generates RGB video data with 1 pixel per clock and 8-bits per component through the *m\_axis* port.



Figure 2. Single Pixel Per Clock, 8-bits per component RGB Video Data Format

**Note:** Currently the IP generates pixel data with 8-bit per color component. However, the IP will be updated to support 10-bit, 12-bit and 16-bit in the future version of IP.

## Data Flow




Figure 3. AXI4-Stream Data flow mechanism

The flow of data which is shown in figure 3 is according to AXI4-Stream protocol, in which the flow of data mainly occurs by the four signals in the current IP design. And they are; *m\_axis\_tvalid*, *m\_axis\_tready*, *m\_axis\_tuser* (SOF) and *m\_axis\_tlast* (EOL). These signals are called AXI4-stream handshaking signals. The data is carried out by *m\_axis\_tdata*.

Now for a complete transfer of the frame, the SOF that is the *m\_axis\_tuser* signal goes high, showing that the frame has started and indicates the beginning of the frame. During this moment, *m\_axis\_tready* and

*m\_axis\_tvalid* must be at HIGH state to begin the flow of valid data from this IP (master) to receiving IP (slave). EOL is asserted HIGH when the transfer of pixels per scanline is completed.

## Designing with the Automatic Gain Control IP core

The design with the core has been summarized by the following picture.




Figure 4. Designing with the Automatic Gain Control IP core

The current version of IP core does not require any IP customization. The core can directly be used in the Vivado IP Integrator.

The IP needs a single clock for both the AXI4-Lite interface and streaming Interface. And the corresponding active low synchronous reset is also required to connect. The IP is then configured through the AXI4-Lite interface. Therefore, a software application is required. User has to set the stream resolution and the Zooming level.

---

## Performance

### Maximum Frequencies

The maximum frequencies that the IP core can be operated on are different due to board types, tool versions and the way of design with the core.

### Throughput

The AGC IP core has input and output AXI4-Stream interface. The data throttling is bidirectional between input and output interfaces. In other words, the flow of data takes place as long as the source produces valid data and the destination is ready to receive data.

Technically, if *s\_axis\_tvalid* is not asserted, the Automatic Gain Control core cannot produce valid data. On the other hand, if *m\_axis\_tready* is not asserted, the core cannot receive valid data from the source. On the contrary, if source is producing valid data, that is, *s\_axis\_tvalid* is asserted and destination is ready to receive the valid data, that is, *m\_axis\_tready* is asserted, the Automatic Gain Control IP core generates the valid data, which is indicated by asserting *m\_axis\_tvalid*. At this moment, the core delivers the 24-bit valid data with one pixel per clock as per *ap\_clk*. The core must be operated at least 148.5MHz clock for the 1080p60 resolution.

## Resource Utilization

The FPGA resources consumed by Automatic Gain Control IP core is summarized as follows;

<b>Board</b>	Xilinx's ZYNQ ZC706 Evaluation Board		
<b>Device</b>	xc7z045ffg900-2		
<b>Vivado Version</b>	2019.1		
<b>Resource Utilization</b>			
<b>Site Type</b>	<b>Available</b>	<b>Utilization</b>	<b>Utilization %</b>
<b>Slice</b>	54650	2821	5.16
<b>LUT</b>	218600	7440	3.40
<b>LUTRAM</b>	70400	113	0.16
<b>FF</b>	437200	7165	1.64
<b>DSP</b>	900	31	3.44
<b>BRAM 36K</b>	545	2.5	0.46
<b>BRAM 18K</b>	1090	5	0.46
<b>MMCME2_ADV</b>	8	0	0.00
<b>PLLE2_ADV</b>	8	0	0.00

*Table 6. Resource Utilization by Automatic Gain Control core*



## Use Case




Figure 6. Typical application of Automatic Gain Control IP core

The above picture provides a general use-case of the AGC IP core. In general day-to-day life, Automatic Gain Control falls under the category of image enhancing technique, which means that the image is enhanced to adjust the dim and bright of the input image. There are many use cases of the AGC and one of the use cases is in the security field on the CCTV camera. The output from the CCTV camera sometimes needs to be corrected for the brightness of the input image to clearly see what's on the screen and if the image is not corrected then that can sometimes lead to misinformation in the process of investigation or other purposes for the use of CCTV cameras. For such a scenario, several enhancing algorithms might be required to enhance the image. When automatically correcting the brightness of the image is required, then an Automatic Gain Control algorithm comes into play and this is what is achieved by AGC IP. This IP core is a wise choice for FPGA based image processing.

To apply Automatic Gain Control, the AGC IP core requires AXI4-complaint input image, which means that the camera data needs to be in AXI4-Stream. And oppositely, to get zoomed images displayed, the AXI4-Stream is needed to convert into 24-bit Native Video format.

---

## References

1. Vivado Design Suite: AXI Reference Guide ([UG1037](#))
2. AXI Reference Guide ([UG761](#))
3. Vivado Design Suite User Guide: Designing with IP ([UG896](#))
4. Vivado Design Suite User Guide: Getting Started ([UG910](#))
5. Vivado Design Suite User Guide: Programming and Debugging ([UG908](#))
6. Vivado Design Suite User Guide: Implementation ([UG904](#))

## Revision History

The following table shows the revision history of this product guide - PGL041.

Date	Version	Detail
May 3, 2022	1.0	Initial Release

*Table 7. IP core Revision History*

## About LogicTronix

LogicTronix provides Turnkey Solutions, Design Services, and Intellectual Property (IP) to customers on FPGA Design, Computer/Machine Vision, Machine Learning Acceleration on FPGA [Edge or Cloud] for various applications including ADAS, Surveillance, Computer Vision, FinTech, etc.

**LogicTronix also offers solutions on "Real-Time Traffic Video Analytics Solution (TVAS) - including Automatic vehicle Number-Plate Recognition (ANPR) Solution", "Enhancing Financial Trading Algorithms with AI/ML" and "High-Frequency Trading (HFT) based Infrastructure".**

## For IP Licensing, Sales and Support: **Contact**

LogicTronix Technologies Pvt. Ltd.

**Xilinx Certified Partner**

Email: [sales@logictronix.com](mailto:sales@logictronix.com)

Web: [www.LogicTronix.com](http://www.LogicTronix.com)